



AF/2863
\$

TRANSMITTAL FORM (to be used for all correspondence after initial filing)		Application No.	10/038,162
		Filing Date	January 2, 2002
		First Named Inventor	Doron Orenstien
		Group Art Unit	2863
		Examiner Name	Tung S. Lau
Total Number of Pages in This Submission	19	Attorney Docket Number	42390P10918

ENCLOSURES (check all that apply)		
<input checked="" type="checkbox"/> Fee Transmittal Form <input checked="" type="checkbox"/> Fee Attached <input type="checkbox"/> Amendment / Response <input type="checkbox"/> After Final <input type="checkbox"/> Affidavits/declaration(s) <input type="checkbox"/> Extension of Time Request <input type="checkbox"/> Express Abandonment Request <input type="checkbox"/> Information Disclosure Statement <input type="checkbox"/> PTO/SB/08 <input type="checkbox"/> Certified Copy of Priority Document(s) <input type="checkbox"/> Response to Missing Parts/ Incomplete Application <input type="checkbox"/> Basic Filing Fee <input type="checkbox"/> Declaration/POA <input type="checkbox"/> Response to Missing Parts under 37 CFR 1.52 or 1.53	<input type="checkbox"/> Drawing(s) <input type="checkbox"/> Licensing-related Papers <input type="checkbox"/> Petition <input type="checkbox"/> Petition to Convert a Provisional Application <input type="checkbox"/> Power of Attorney, Revocation Change of Correspondence Address <input type="checkbox"/> Terminal Disclaimer <input type="checkbox"/> Request for Refund <input type="checkbox"/> CD, Number of CD(s)	<input type="checkbox"/> After Allowance Communication to Group <input type="checkbox"/> Appeal Communication to Board of Appeals and Interferences <input checked="" type="checkbox"/> Appeal Communication to Group (Appeal Notice, Brief, Reply Brief) <input type="checkbox"/> Proprietary Information <input type="checkbox"/> Status Letter <input checked="" type="checkbox"/> Other Enclosure(s) (please identify below): <div style="border: 1px solid black; padding: 5px; margin-top: 10px;">Return receipt postcard </div>
Remarks **Appeal Brief submitted in triplicate		

SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT	
Firm or Individual name	Walter T. Kim, Reg. No. 42,731 BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP
Signature	
Date	August 5, 2003

CERTIFICATE OF MAILING/TRANSMISSION			
I hereby certify that this correspondence is being deposited with the United States Postal Service on the date shown below with sufficient postage as first class mail in an envelope addressed to: Mail Stop Appeal Brief-Patents, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.			
Typed or printed name	Marilyn Bass		
Signature		Date	August 5, 2003

FEE TRANSMITTAL for FY 2003

Effective 01/01/2003. Patent fees are subject to annual revision.

☐ Applicant claims small entity status. See 37 CFR 1.27.

Complete if Known

Application Number 10/038,162
Filing Date January 2, 2002
First Named Inventor Doron Orenstien
Examiner Name Tung S. Lau
Group/Art Unit 2863
Attorney Docket No. 42390P10918

METHOD OF PAYMENT (check one)

☒ Check ☐ Credit card ☐ Money Order ☐ Other
☐ Deposit Account

Deposit Account Number

02-2666

Deposit Account Name

Blakely, Sokoloff, Taylor & Zafman LLP

The Commissioner is authorized to: (check all that apply)

☐ Charge fee(s) indicated below ☒ Credit any overpayments
☒ Charge any additional fee(s) required under 37 CFR §§ 1.16, 1.17, 1.18 and 1.20.
☐ Charge fee(s) indicated below, except for the filing fee to the above-identified deposit account

FEE CALCULATION

1. BASIC FILING FEE

Large Entity		Small Entity		Fee Description	Fee Paid
Fee Code	Fee (\$)	Fee Code	Fee (\$)		
1001	750	2001	375	Utility filing fee	
1002	330	2002	165	Design filing fee	
1003	520	2003	260	Plant filing fee	
1004	750	2004	375	Reissue filing fee	
1005	160	2005	80	Provisional filing fee	
SUBTOTAL (1)					(\$)

2. EXTRA CLAIM FEES

Total Claims - 25* = X =
Independent Claims - 4 = X =
Multiple Dependent =

Large Entity		Small Entity		Fee Description	Fee Paid
Fee Code	Fee (\$)	Fee Code	Fee (\$)		
1202	18	2202	9	Claims in excess of 20	
1201	84	2201	42	Independent claims in excess of 3	
1203	280	2203	140	Multiple Dependent claim, if not paid	
1204	84	2204	42	**Reissue independent claims over original patent	
1205	18	2205	9	**Reissue claims in excess of 20 and over original patent	
SUBTOTAL (2)					(\$)

*or number previously paid, if greater, For Reissues, see below

FEE CALCULATION (continued)

3. ADDITIONAL FEES

Large Entity		Small Entity		Fee Description	Fee Paid
Fee Code	Fee (\$)	Fee Code	Fee (\$)		
1051	130	2051	65	Surcharge - late filing fee or oath	
1052	50	2052	25	Surcharge - late provisional filing fee or cover sheet	
2053	130	2053	130	Non-English specification	
1812	2,520	1812	2,520	For filing a request for ex parte reexamination	
1804	920 *	1804	920 *	* Requesting publication of SIR prior to Examiner action	
1805	1,840 *	1805	1,840 *	* Requesting publication of SIR after Examiner action	
1251	110	2251	55	Extension for reply within first month	
1252	410	2252	205	Extension for reply within second month	
1253	930	2253	465	Extension for reply within third month	
1254	1,450	2254	725	Extension for reply within fourth month	
1255	1,970	2255	985	Extension for reply within fifth month	
1404	320	2401	160	Notice of Appeal	320.00
1402	320	2402	160	Filing a brief in support of an appeal	
1403	280	2403	140	Request for oral hearing	
1451	1,510	2451	1,510	Petition to institute a public use proceeding	
1452	110	2452	55	Petition to revive - unavoidable	
1453	1,300	2453	650	Petition to revive - unintentional	
1501	1,300	2501	650	Utility issue fee (or reissue)	
1502	470	2502	235	Design issue fee	
1503	630	2503	315	Plant issue fee	
1460	130	2460	130	Petitions to the Commissioner	
1807	50	1807	50	Processing fee under 37 CFR 1.17(q)	
1806	180	1806	180	Submission of Information Disclosure Statement	
8021	40	8021	40	Recording each patent assignment per property (times number of properties)	
1809	750	1809	375	Filing a submission after final rejection (37 CFR § 1.129(a))	
1810	750	2810	375	For each additional invention to be examined (37 CFR § 1.129(b))	
1801	750	2801	375	Request for Continued Examination (RCE)	
1802	900	1802	900	Request for expedited examination of a design application	
Other fee (specify)					
SUBTOTAL (3)					(\$) 320.00

* Reduced by Basic Filing Fee Paid

SUBMITTED BY

Complete (if applicable)

Name (Print/Type) Walter T. Kim Registration No. 42,731 Telephone (310) 207-3800
Signature [Signature] Date 08/05/03

Based on PTO/SB/17 (01-03) as modified by Blakely, Sokoloff, Taylor & Zafman (wlr) 05/02/2003.
SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450

TECHNOLOGY CENTER 2800

AUG 13 2003

RECEIVED



Attorney Docket No. 42P10918

8/ Appeal
Brief
P. Walker
9-203

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Patent Application of:

Doron Orenstien, et al.

Serial No. 10/038,162

Filed: January 2, 2002

For: **DETERMINISTIC POWER-
ESTIMATION FOR THERMAL
CONTROL**

Examiner: Lau, Tung S.

Art Unit: 2863

APPEAL BRIEF

Mail Stop Appeal Brief - Patents
Commissioner for Patents
P. O. 1450
Alexandria, VA 22313-1450

RECEIVED
AUG 13 2003
TECHNOLOGY CENTER 2800

Dear Commissioner:

Applicant submits, in triplicate, the following Appeal Brief pursuant to 37 C.F.R. § 1.192 for consideration by the Board of Patent Appeals and Interferences. Applicant also submits herewith a check in the amount of \$320.00 to cover the cost of filing the opening brief as required by 37 C.F.R. § 1.17(c). Please charge any additional amount due or credit any overpayment to deposit Account No. 02-2666.

08/11/2003 JADD01 00000058 10038162

01 FC:1402

320.00 UP

TABLE OF CONTENTS

	<u>Page</u>
I. REAL PARTY IN INTEREST	1
II. RELATED APPEALS AND INTERFERENCES	1
III. STATUS OF CLAIMS	1
IV. STATUS OF AMENDMENTS	1
V. SUMMARY	1
VI. ISSUES	2
VII. GROUPING OF CLAIMS	2
VIII. ARGUMENT	4
A. Overview of the Cited References	4
1. Overview of Tani	4
2. Overview of Kenny	4
B. Group I: Rejection of Claims 1, 2, 6 and 15 Under 35 U.S.C. §102(e) as Being Anticipated by Tani	5
C. Group II: Rejection of Claims 3 and 16 Under 35 U.S.C. §102(e) as Being Anticipated by Tani	6
D. Group III: Rejection of Claims 8, 9, 10 and 13 Under 35 U.S.C. §102(e) as Being Anticipated by Tani	7
E. Group IV: Rejection of Claims 19, 20, 21, 24, 26 and 27 Under 35 U.S.C. §102(e) as Being Anticipated by Tani	7
F. Group V: Rejection of Claims 4, 11, 17 and 22 Under 35 U.S.C. §103(a) as Being Unpatentable over Tani in View of Kenny	8
G. Group VI: Rejection of Claims 5, 12, 18 and 23 Under 35 U.S.C. §102(e) as Being Anticipated by Tani	8
H. Group VII: Rejection of Claims 7, 14 and 25 Under 35 U.S.C. §102(e) as Being Anticipated by Tani	8
IX. CONCLUSION AND RELIEF	9
X. APPENDIX	10

I. REAL PARTY IN INTEREST

Doron Orenstien and Ronny Ronen, the parties named in the caption, assigned their rights to that disclosed in the subject application through an assignment recorded on January 2, 2002 (012449/0210) to Intel Corporation, of Santa Clara, California. Thus, as the owner at the time the brief is being filed, Intel Corporation, of Santa Clara, California is the real party in interest.

II. RELATED APPEALS AND INTERFERENCES

There are no other appeals or interferences that will directly affect or be directly affected by or having a bearing on the Board's decision in the pending appeal.

III. STATUS OF CLAIMS

Claims 1-27 are pending in the application. The Examiner has rejected all pending claims. Applicant hereby appeals the rejection of all the pending claims.

IV. STATUS OF AMENDMENTS

No amendment has been filed subsequent to the Response to Final Office Action having a mailing date of June 3, 2003.

V. SUMMARY

A system and a related method are disclosed to control the amount of heat generated by microprocessors. (Specification, paragraph 8, lines 1-8). The system includes one or more throttling mechanisms incorporated within a microprocessor and a thermal control subsystem coupled to control activation and deactivation of the throttling mechanism based on an estimated power usage. (Specification, paragraph 8, lines 1-8). The thermal control subsystem includes a power usage monitoring unit to estimate an amount of power consumed by a microprocessor during a given time interval based on the number of occurrences of various activities performed in the microprocessor. (Specification, paragraph 13, lines 1-6). Based on the estimated power usage provided by the power usage monitoring unit, a throttle control unit of the thermal control subsystem generates and sends signals to selectively activate and deactivate the one or more of the throttling mechanisms in order to control the amount of heat generated by the microprocessor. (Specification, paragraph 13, lines 6-10). In accordance with one embodiment,

the power usage monitoring unit communicates with at least one counter incorporated within the microprocessor and estimates the amount of power used by the microprocessor based on information provided by the at least one counter. (Specification, paragraph 14, lines 1-8).

VI. ISSUES

The issues involved in this appeal are as follows:

Under 35 U.S.C. § 102(e), are Claims 1-3, 5-10, 12-16, 18-21 and 23-27 anticipated by Tani (U.S. Patent Application No. 2003/0073348)?

Under 35 U.S.C. § 103(a), are Claims 4, 11, 17 and 22 obvious over Tani in view of Kenny et al (U.S. Patent No. 5,287,292)?

VII. GROUPING OF CLAIMS

Applicant contends that the claims can be divided into the following groups and that each group of claims is separately patentable. These groups are as follows:

- Group I - Claims 1, 2, 6, 15;
- Group II - Claim 3, 16;
- Group III - Claim 8, 9, 10, 13;
- Group IV - Claims 19, 20, 21, 24, 26, 27;
- Group V - Claim 4, 11, 17, 22;
- Group VI - Claim 5, 12, 18, 23; and
- Group VII - Claim 7, 14, 25.

Each claim group is deemed separately patentable for the reasons given below.

Claims 1 and 15 of Group I contain the limitations that an amount of power used by a microprocessor is estimated based on information provided by at least one counter. Since Claims 1 and 15 of Group I contain distinguishable limitations from the cited references, Claims 1 and 15 of Group I is separately patentable. Since Claims 2 and 6 depend on Claim 1, Claims 1, 2, 6 and 15 stand or fall together.

Claims 3 and 16 of Group II contain the limitations that an amount of power used by a microprocessor is on (1) the count value associated with said at least one activity, (2) current clock frequency and (3) operating voltage level of the microprocessor. Since Claims 3 and 16 of

Group II contain distinguishable limitations from the claims of other groups and also from the cited references, Claim 3 and 16 of Group II are separately patentable.

Claim 8 of Group III recites a method comprising receiving information provided by at least one counter; estimating an amount of power used by a microprocessor based on the information provided by the at least one counter; and controlling at least one throttling mechanism incorporated in the microprocessor based on said estimated power usage. Since Claim 8 of Group III contains distinguishable limitations from the cited references, Claim 8 of Group III is separately patentable. Since Claims 9, 10 and 13 depend on Claim 8, Claims 8, 9, 10 and 13 stand or fall together.

Claim 19 of Group IV recites machine-readable medium that provides instructions, which when executed by a microprocessor cause said microprocessor to perform operations comprising: [1] receiving information provided by at least one counter; [2] estimating an amount of power used by a microprocessor based on the information provided by the at least one counter; and [3] controlling at least one throttling mechanism incorporated in the microprocessor based on said estimated power usage. Since Claim 19 of Group IV contains distinguishable limitations from the cited references, Claim 19 of Group IV is separately patentable. Since Claims 20, 21, 24, 26 and 27 depend on Claim 19, Claims 19, 20, 21, 24, 26 and 27 stand or fall together.

Claims 4, 11, 17 and 22 of Group V contain the limitations that a current estimated power usage value is averaged with a defined number of most recently estimated power usage values obtained during previous sampling time periods. Since Claims 4, 11, 17 and 22 of Group V contain distinguishable limitations from the claims of other groups and also from the cited references, Claim 4, 11, 17 and 22 of Group V are separately patentable.

Claims 5, 12, 18 and 23 of Group VI contain the limitations that a throttling control unit (or a method) compares the estimated amount of power used by the microprocessor against a threshold and activates the throttling mechanism if the estimated power used by the microprocessor is greater than said threshold or deactivates the throttling mechanism if the estimated power used by the microprocessor is less than said threshold. Since Claims 5, 12, 18 and 23 of Group VI contain distinguishable limitations from the claims of other groups and also from the cited references, Claims 5, 12, 18 and 23 of Group VI are separately patentable.

Claims 7, 14 and 25 of Group VII contain the limitations that at least one of the activities monitored is one of the following activities; (1) floating point operation, (2) cache memory access and (3) instruction decoding. Since Claims 7, 14 and 25 of Group VII contain distinguishable limitations from the claims of other groups and also from the cited references, Claims 7, 14 and 25 of Group VII are separately patentable.

VIII. ARGUMENT

A. Overview of the Cited References

1. Overview of Tani

Tani describes a power control device for controlling the power consumption in a processor. (Tani, paragraph 7, lines 1-3). In Tani, the power consumption in the processor is controlled according to the power control information stored in the power control registers that is selected by an index signal. (Tani, paragraph 7, lines 11-14). Tani maintains a list of a predefined operating conditions and determines which one of the predefined operating conditions is satisfied by a current operation of the processor so as to supply an index signal to select one of the plurality of power control registers. (Tani, paragraph 7, lines 6-11). Absent from Tani is any teaching or suggestion of estimating an amount of power used by the microprocessor based on information provided by a counter. Furthermore, absent from Tani is any teaching or suggestion of controlling a throttling mechanism based on the estimated power usage.

2. Overview of Kenny

Kenny describes a system for regulating temperature of an integrated circuit by forcing the regulated integrated circuit to cool when the temperature of the circuit gets too hot. (Kenny, column 1, lines 46-50). Absent from Kenny is any teaching or suggestion of estimating an amount of power used by the microprocessor based on information provided by a counter. Furthermore, absent from Kenny is any teaching or suggestion of controlling a throttling mechanism based on the estimated power usage.

B. Group I: Rejection of Claims 1, 2, 6 and 15 Under 35 U.S.C. §102(e) as Being Anticipated by Tani

The Examiner rejects Claims 1, 2, 6 and 15 under 35 U.S.C. §102(e) as being anticipated by Tani.

To anticipate a claim, every element of the claim must be disclosed within a single reference. Thus, if even one feature of Claim 1 is not found in Tani, Applicant respectfully requests that the rejection of Claim 1 under 35 U.S.C. § 102 must be overturned.

In rejecting Claim 1 under 35 U.S.C. §102 as being anticipated by Tani, the Examiner erred in concluding that Tani discloses a thermal control system estimating an amount of power used by a microprocessor based on information provided by at least one counter.

Independent Claim 1 recites a microprocessor comprising [1] at least one throttling mechanism; and [2] a thermal control subsystem to estimate an amount of power used by said microprocessor and to control the throttling mechanism based on the estimated power usage. The claimed thermal control subsystem is in communication with at least one counter and estimates the amount of power used by the microprocessor based on information provided by the at least one counter. By controlling activation and deactivation of the throttling mechanism based on the estimated power usage, the thermal control subsystem is able to more accurately determine when the junction temperature on the die of the microprocessor is approaching an unsafe junction temperature that may cause system degradation or that exceeds system specification.

Applicant finds no teaching or suggestion of estimating an amount of power used by a microprocessor based on information provided by at least one counter in Tani. The power consumption in the processor of Tani is instead controlled according to power control information stored in the power control register that is selected by an index signal. More specifically, Tani maintains a list of a predefined operating conditions and determines which one of the predefined operating conditions is satisfied by a current operation of the processor so as to supply an index signal to select one of the plurality of power control registers. As such, Tani teaches a different way of determining when to activation and deactivation the throttling mechanism from what is claimed by Applicant. That is, estimating an amount of power used by a microprocessor based on information provided by a counter cannot be taught by controlling

power consumption based on power control information stored in power control registers that is selected by an index signal as described in Tani.

In the Advisory Action having a mailing date of July 22, 2003, the Examiner maintains the rejection of Claim 1 and contends that Tani does in fact disclose a thermal control subsystem that estimates an amount of power used by a microprocessor based on information provided by a counter. However, the passages (sections 0007-0009, figure 1, unit 11 of Tani) referenced by the Examiner does not discuss estimating an amount of power used by a microprocessor based on information provided by a counter as recited by Applicant. Accordingly, it is not understood where the Examiner believes such teaching may be found.

Since Tani does not disclose a thermal control subsystem estimating an amount of power used by a microprocessor based on information provided by a counter as recited in Claim 1, the rejection of Claim 1 under 35 U.S.C. §102 as being anticipated by Tani is in error.

Analogous arguments and discussion apply to independent Claim 15. Specifically, with respect to independent Claim 15, Applicant respectfully submits that Tani fails to teach or suggest a power usage estimator to estimate an amount of power used by a microprocessor based on information provided by at least one counter, as recited by Applicant. Accordingly, Applicant respectfully submits that the rejection of Claim 15 under 35 U.S.C. §102 as being anticipated by Tani is in error.

Claims 2 and 6 are dependent on patentably independent Claim 1, as discussed above, and those arguments are hereby incorporated regarding Claims 2 and 6. At least for this reason, Applicant respectfully submits that Claims 2 and 6 are allowable.

C. Group II: Rejection of Claims 3 and 16 Under 35 U.S.C. §102(e) as Being Anticipated by Tani

Applicant incorporates its prior arguments with respect to the failure of Tani to anticipate Claims 1 and 15, from which Claims 3 and 16 depend. Applicant further notes that Tani fails to disclose estimating an amount of power used by a microprocessor based on (1) the count value associated with at least one activity, (2) current clock frequency and (3) operating voltage level of the microprocessor, as set forth in Claims 3 and 16. Therefore, the rejection of Claims 3 and 16 is erroneous.

In the Advisory Action, the Examiner maintains the rejection of Claims 3 and 16 and contends that Tani does in fact disclose estimating an amount of power used by a microprocessor

based on (1) the count value associated with at least one activity, (2) current clock frequency and (3) operating voltage level of the microprocessor. However, the sections of figure 2 shown in Tani (figure 2, sections 0-3) referenced by the Examiner has nothing to do with estimating an amount of power used by a microprocessor. As such, Applicant submits that the Examiner's rejection relies on unreasonable interpretation which is not supported by the reference.

D. Group III: Rejection of Claims 8, 9, 10 and 13 Under 35 U.S.C. §102(e) as Being Anticipated by Tani

The Examiner rejects Claims 8, 9, 10 and 13 under 35 U.S.C. §102(e) as being anticipated by Tani. In rejecting Claim 8 under 35 U.S.C. §102 as being anticipated by Tani, the Examiner erred in concluding that Tani discloses estimating an amount of power used by a microprocessor based on information provided by a counter. Applicant respectfully submits that Tani does not disclose estimating an amount of power used by a microprocessor based on information provided by at least one counter, much less controlling at least one throttling mechanism incorporated in the microprocessor based on the estimated power usage, as recited in Claim 8. Accordingly, the rejection of Claim 8 under 35 U.S.C. §102 as being anticipated by Tani is in error.

Claims 9, 10 and 13 are dependent on patentably independent Claim 8, as discussed above, and those arguments are hereby incorporated regarding Claims 9, 10 and 13. At least for this reason, Applicant respectfully submits that Claims 9, 10 and 13 are allowable.

E. Group IV: Rejection of Claims 19, 20, 21, 24, 26 and 27 Under 35 U.S.C. §102(e) as Being Anticipated by Tani

The Examiner rejects Claims 19, 20, 21, 24, 26 and 27 under 35 U.S.C. §102(e) as being anticipated by Tani. In rejecting Claim 19 under 35 U.S.C. §102 as being anticipated by Tani, the Examiner erred in concluding that Tani discloses estimating an amount of power used by a microprocessor based on information provided by a counter. Applicant respectfully submits that Tani does not disclose [1] receiving information provided by at least one counter, [2] estimating an amount of power used by a microprocessor based on information provided by at least one counter, and [3] controlling at least one throttling mechanism incorporated in the microprocessor based on the estimated power usage, as recited in Claim 19. Accordingly, the rejection of Claim 8 under 35 U.S.C. §102 as being anticipated by Tani is in error.

Claims 20, 21, 24, 26 and 27 are dependent on patentably independent Claim 19, as discussed above, and those arguments are hereby incorporated regarding Claims 20, 21, 24, 26 and 27. At least for this reason, Applicant respectfully submits that Claims 20, 21, 24, 26 and 27 are allowable.

F. Group V: Rejection of Claims 4, 11, 17 and 22 Under 35 U.S.C. §103(a) as Being Unpatentable over Tani in View of Kenny

Applicant incorporates its prior arguments with respect to the failure of Tani to anticipate Claims 1, 8, 15 and 19, from which Claims 4, 11, 17 and 22 depend. Because Tani does not contain limitations recited in Applicant's independent claims as set forth above, and because Kenny does not cure these deficiencies, the combination of Tani and Kenny does not teach or suggest Applicant's dependent Claims 4, 11, 17 and 22. Applicant further notes that neither Tani nor Kenny discloses estimating an amount of power used by a microprocessor by averaging the current estimated power usage value with a defined number of most recently estimated power usage values obtained during previous sampling time periods, as set forth in Claims 4, 11 and 22. Similarly, neither Tani nor Kenny discloses adjusting the estimated amount of power usage by applying recently estimated power usage values obtained during previous sampling time periods with the current estimated power usage value, as set forth in Claim 17. Therefore, the rejection of Claims 4, 11, 17 and 22 is erroneous.

G. Group VI: Rejection of Claims 5, 12, 18 and 23 Under 35 U.S.C. §102(e) as Being Anticipated by Tani

Applicant incorporates its prior arguments with respect to the failure of Tani to anticipate Claims 1, 8, 15 and 19, from which Claims 5, 12, 18 and 23 depend. Applicant further notes that Tani fails to disclose activating a throttling mechanism if the estimated power used by the microprocessor is greater than a defined threshold and deactivating the throttling mechanism if the estimated power used by the microprocessor is less than the threshold, as set forth in Claims 5, 12, 18 and 23. Therefore, the rejection of Claims 5, 12, 18 and 23 is erroneous.

H. Group VII: Rejection of Claims 7, 14 and 25 Under 35 U.S.C. §102(e) as Being Anticipated by Tani

Applicant incorporates its prior arguments with respect to the failure of Tani to anticipate Claims 1, 8 and 19, from which Claims 7, 14 and 25 depend. Applicant further notes that Tani

fails to disclose that one of the activities monitored is one of the following activities; (1) floating point operation, (2) cache memory access and (3) instruction decoding, as set forth in Claims 7, 14 and 25. Therefore, the rejection of Claims 7, 14 and 25 is erroneous.

In the Advisory Action, the Examiner maintains the rejection of Claims 7, 14 and 25 and contends that Tani does in fact disclose that one of the activities monitored is one of the following activities; (1) floating point operation, (2) cache memory access and (3) instruction decoding. However, the sections of figures 7 and 8 and Col. 2, Lines 0033 of Tani referenced by the Examiner has nothing to do with estimating an amount of power used by a microprocessor. As such, Applicant submits that the Examiner's rejection relies on unreasonable interpretation which is not supported by the reference.


IX. CONCLUSION AND RELIEF

Based on the foregoing, Applicant requests that the Board overturn the rejection of all pending claims and hold that all of the claims of the present application are allowable.

Respectfully submitted,

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN

Dated: August 5, 2003




Walter T. Kim, Reg. No. 42,731

12400 Wilshire Boulevard
Seventh Floor
Los Angeles, California 90025
(310) 207-3800

CERTIFICATE OF MAILING:

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail , with sufficient postage, in an envelope addressed to: Mail Stop Appeal Brief - Patents, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on August 5, 2003.



Marilyn Bass

August 5, 2003

X. APPENDIX

The claims involved in this Appeal are as follows:

1. (Previously Presented) A microprocessor comprising:
at least one throttling mechanism; and
a thermal control subsystem to estimate an amount of power used by said microprocessor and to control said at least one throttling mechanism based on said estimated power usage, wherein the thermal control subsystem is in communication with at least one counter and the thermal control subsystem estimates the amount of power used by the microprocessor based on information provided by the at least one counter.
2. (Original) The microprocessor of claim 1, wherein the amount of power used by the microprocessor is estimated based on the number of occurrences of at least one activity performed in said microprocessor.
3. (Original) The microprocessor of claim 1, wherein thermal control subsystem includes a power usage monitoring unit which determines the number of occurrences of at least one activity performed by the microprocessor within a sampling time period and computes the estimated power usage based on (1) the count value associated with said at least one activity, (2) current clock frequency and (3) operating voltage level of the microprocessor
4. (Original) The microprocessor of claim 3, wherein the power usage monitoring unit estimates the amount of the power used by the microprocessor by averaging the current estimated power usage value with a defined number of most recently estimated power usage values obtained during previous sampling time periods.
5. (Original) The microprocessor of claim 1, wherein the thermal control subsystem further comprises a throttling control unit which compares said estimated amount of power used by the microprocessor against a threshold and activates the throttling mechanism if the estimated power used by the microprocessor is greater than said threshold or deactivates the throttling mechanism if the estimated power used by the microprocessor is less than said threshold.

6. (Original) The microprocessor of claim 1, wherein the throttling mechanism is activated in a deterministic manner by the thermal control subsystem.

7. (Original) The microprocessor of claim 2, wherein said at least one activity monitored by the thermal control subsystem comprises at least one of the following activities; (1) floating point operation, (2) cache memory access and (3) instruction decoding.

8. (Previously Presented) A method comprising:
receiving information provided by at least one counter;
estimating an amount of power used by a microprocessor based on the information provided by the at least one counter; and
controlling at least one throttling mechanism incorporated in the microprocessor based on said estimated power usage.

9. (Original) The method of claim 8, wherein the amount of power used by the microprocessor is estimated based on the number of occurrences of at least one activity performed in the microprocessor.

10. (Original) The method of claim 8, wherein the estimating the amount of power used by the microprocessor further comprises:
counting the number of occurrences of at least one activity performed by the microprocessor within a sampling time period; and
adjusting the number of occurrences of said at least one activity according to current operating frequency and voltage level of the microprocessor.

11. (Original) The method of claim 10, wherein the estimating the amount of the power used by the microprocessor further comprises averaging the current estimated power usage value with a defined number of most recently estimated power usage values obtained during previous sampling time periods.

12. (Original) The method of claim 8, further comprising:
comparing said estimated amount of power used by the microprocessor against a threshold;

activating said at least one throttling mechanism if said estimated power used by the microprocessor is greater than said threshold; and

deactivating said at least one throttling mechanism if said estimated power used by the microprocessor is less than said threshold.

13. (Original) The method of claim 8, wherein the throttling mechanism is activated in a deterministic manner.

14. (Original) The method of claim 10, wherein said at least one activity monitored is selected from the following activities; (1) floating point operation, (2) cache memory access and (3) instruction decoding.

15. (Previously Presented) A thermal control system comprising:
a power usage estimator coupled to at least one counter, the power usage estimator to estimate an amount of power used by a microprocessor based on information provided by the at least one counter; and

a throttling control unit to control at least one throttling mechanism incorporated in the microprocessor based on the estimated amount of power used by the microprocessor.

16. (Original) The thermal control system of claim 15, wherein said power usage estimator estimates the amount of power used by the microprocessor based on (1) the number of occurrences of at least one activity, (2) current clock frequency and (3) operating voltage level of the microprocessor.

17. (Original) The thermal control system of claim 15, further comprising a filter to adjust the estimated amount of power usage by applying recently estimated power usage values obtained during previous sampling time periods with the current estimated power usage value.

18. (Original) The thermal control system of claim 15, wherein said throttling control unit compares said estimated amount of power used by the microprocessor against a threshold and activates the throttling mechanism if the estimated power used by the microprocessor is greater than said threshold or deactivates the throttling mechanism if the estimated power used by the microprocessor is less than said threshold.

19. (Previously Presented) A machine-readable medium that provides instructions, which when executed by a microprocessor cause said microprocessor to perform operations comprising:

- receiving information provided by at least one counter;
- estimating an amount of power used by a microprocessor based on the information provided by the at least one counter; and
- controlling at least one throttling mechanism incorporated in the microprocessor based on said estimated power usage.

20. (Original) The machine-readable medium of claim 19, wherein the amount of power used by the microprocessor is estimated based on the number of occurrences of at least one activity performed in the microprocessor.

21. (Original) The machine-readable medium of claim 19, wherein the operation of estimating the amount of power used by the microprocessor further comprises reading count data representing the number of occurrences of at least one activity performed by the microprocessor within a sampling time period and adjusting the number of occurrences of said at least one activity according to current operating frequency and voltage level of the microprocessor.

22. (Original) The machine-readable medium of claim 21, wherein the operation of estimating the amount of the power used by the microprocessor further comprises averaging the current estimated power usage value with a defined number of most recently estimated power usage values obtained during previous sampling time periods.

23. (Original) The machine-readable medium of claim 19, wherein the operations further comprises:

- comparing said estimated amount of power used by the microprocessor against a threshold;
- activating said at least one throttling mechanism if said estimated power used by the microprocessor is greater than said threshold; and
- deactivating said at least one throttling mechanism if said estimated power used by the microprocessor is less than said threshold.

24. (Original) The machine-readable medium of claim 19, wherein the throttling mechanism is activated in a deterministic manner.

25. (Original) The machine-readable medium of claim 21, wherein said at least one activity monitored is selected from the following activities; (1) floating point operation, (2) cache memory access and (3) instruction decoding.

26. (Previously Presented) The microprocessor of claim 1, wherein the at least one counter is implemented as a register in a hardware component.

27. (Previously Presented) The microprocessor of claim 1, wherein the at least one counter is implemented as a variable in software code.